Abstract-In this paper, we introduce Low Density Parity Check Convolutional Code (LDPC-CC) parallel encoder and decoder algorithms for the XInC MIMD multi-threaded microprocessor. A modified memory-based decoder architecture and an interleaved LDPC-CC code scheme are also proposed. Extensions and simple modifications to the current XInC microprocessor are proposed to decrease the number of instruction cycles per decoded bit. A XInC emulator was built to evaluate and quantify the hardware utilization and performance benefits of these modifications and other alternatives.
INTRODUCTION
Low density parity check block codes (LDPC-BCs) were first proposed by Gallager in the 1960's [1] . However, the construction that he proposed was not very elegant, and the performance that he reported was not that impressive and therefore his contribution was largely ignored for almost thirty years. In 1996, LDPC-BCs were rediscovered by Mackay and Neal and shown to have error correction performance approaching the Shannon capacity limit [2] . In 1999, Felström and Zigangarov proposed low density parity check convolutional codes (LDPC-CCs). It has been shown that LDPC-CCs have better code performance than the regular LDPC-BCs with the same memory length constraints. Furthermore, LDPC-CCs have a simpler encoder algorithm and the decoder can be implemented by multiple identical processors in a pipeline structure [3] . Moreover, LDPC-CCs allow data sequences of arbitrary length to be encoded, making them much more convenient for efficient packing into the payload field of the available data frames as well as for streaming data applications [4] .
The decoder algorithm complexity mainly comes from the soft-in-soft-out decoding processing and the need for multiple iterations for decoding. VLSI technology makes possible parallel decoding algorithms and approximate decoding of high-throughput LDPC codes with good code performance.
Currently, microprocessor implementations of LDPC-BCs can achieve a throughput of 100K bps while custom ASIC implementation can achieve up to 1G bps [6] .
Though the current throughput of microprocessor implementations is not very impressive, the benefits of these implementations are faster time-to-market deployment and higher flexibility. To increase the throughput of the decoding algorithm by exploiting the available parallelism, parallel decoding algorithm could be used. Quantitative evaluation of the decoding algorithm could also help to determine the bottleneck in the algorithms, so microprocessor hardware resource could be added or modified to eliminate the bottleneck.
II. LOW DENSITY PARITY CHECK CONVOLUTIONAL CODES
LDPC-CCs generate code bits based on a low density parity check matrix. Unlike LDPC-BCs, which generate code bits based on the information bits only, LDPC-CCs are generated from both previous information bits and previous code bits. In this paper, we construct a (128,3,6) LDPC-CC. The most recent 128 information bits and 128 code bits are stored in a First-in First-out (FIFO) queue. Each parity check operation involves 6 bits. Each bit involves 3 parity check operations. This rate 1/2 LDPC-CC can be constructed as follows,
where u(t) is the information bit sequence, v(t) is the code bit sequence. When the encoder reads one information bit, it generates two code bits accordingly. The first code bit is simply the most recent information bit. The second code bit is the parity check result generated from both previous information bits and previous code bits in the memory queue. The parity check operation is a simple XOR operation. Vector h x (t) specifies which bits in the queue are involved in the same parity check operation. The positions of those operation bits in 0840-7789/07/$25.00 ©2007 IEEE the queue are different for each parity check operation, but this pattern repeats periodically. Therefore, a position table is also maintained.
LDPC-CCs could also be defined by their infinite, but periodic parity check matrix H. The transpose H T can be represented as
The parity structure of an LDPC-CC can be represented graphically by a Tanner graph [8] as shown in Fig. 1 . There is one variable node for each bit and there is one check node for each of the parity check operations. The edges between each check node and the variable nodes specify which bits are involved in the same parity check operation.
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III. ENCODER AND DECODER ALGORITHM

A. Encoder Algorithm
Because the code bits are generated from both previous information bits and previous code bits, we use a First-in Firstout queue to store a sliding window of recent bits for the encoder. A loop pointer is used to figure out the header of the queue in the memory block. The memory size of the queue is 2*M, that is, M previous information bits and M previous code bits. In our (128,3,6) code, 6 bits are retrieved for each parity check operation based on position table. The parity check operations are implemented by simple bit-XOR operations. Fig.  2 shows the LDPC-CC encoder architecture.
B. Decoder Algoithm
The architecture of an LDPC-CC decoder has a simple unidirectional cascade of processors. Each processor is comparable to an iteration operation. In fact, performance increases as we add more processors to the cascade. Fig.3 shows the LDPC-CC decoder architecture.
... 
... Inside the processors, a memory block is used to store the results of the check node and variable node operations. The first row of the memory stores the input channel Log Likelihood Ratio (LLR) values. Other rows store the values from the check node operation results. In our regular (128,3,6) code, each bit involves three parity check operations, therefore, there are three additional rows to store the check node results. At the end of the processors, a variable node operation performs to sum up the check node results.
The inputs of the first processor are information bit LLRs and code bit LLRs. The inputs of the following processors are the outputs of the previous processors. At the last processor, a hard decision operation on the LLR sign produces the output digit '0' or '1'.
are used for the probabilities of the bit value. t(k) denotes the transmitted bits. The values of the received bits r(k) are x. The advantage of using LLR value is that the product operation of the probability can be replaced by simpler addition operation. For an Additive White Gaussian Noise (AWGN) Binary Phaseshift Keying (BPSK) channel, the LLRs would be 
where σis the standard deviation of the AWGN.
The min-sum algorithm [9] is used to approximate the statistically exact complicated tanh/tanh -1 functions in check node operation.
For the check node,
where
Min(.) is the absolute minimum value of all the other LLRs received by check node. Sgn(.) is the sign function. The value is '1' when x n is a positive number and is '-1' when x n is a negative number.
For variable node, y k is the sum of all the other LLRs received by variable node,
IV. ARCHITECTURE OF XINC MIMD MICROPROCESSOR
XInC is a 16-bit pipelined RISC microprocessor with 8 hardware thread processors and a shared memory space. Each thread processor has its own 8 general purpose registers, 4 condition code registers and program counter. A single 16-bit instruction is executed in a shared 8-stage pipeline. The memory crossbar is responsible for routing the data to the addressed memory blocks. The thread processors have two ports that are connected to the memory crossbar. The Instruction (I) port is used to fetch instructions. The data (D) port is used to access data. A hardware semaphore mechanism is used to manage the shared resources such as memory and I/O ports [5] . Fig.4 shows the architecture of XInC microprocessor and its memory model. Fig. 5 shows our LDPC-CC encoder and decoder architecture for the XInC microprocessor. One of the thread processors is used for the encoder. Another thread processor is used for the decoder controller, data input/output and hard decision operation. The remaining six thread processors are used for six cascade LDPC-CC decoder processors, which each includes one check node operation and one variable node operation.
V. PARALLEL ALGORITHM ARCHITECTURE
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VI. XINC EMULATOR AND QUANTITATIVE ALGORITHM EVALUATION
To evaluate the LDPC-CC decoder algorithm on the XInC microprocessor, we designed a XInC emulator. The emulator can execute the instructions in each clock cycles. By using the emulator, we can directly count the decoder instruction cycles per bit. This is the main measurement of the decoder algorithm performance.
The LDPC-CC decoder operation frequency is shown in Table I .
First, as we see here, 38% of the instruction cycles are not used for decoding operation, but for the looping overhead. The loop instructions control how many LLRs should be read from memory for the check nodes and variable nodes. If zerooverhead looping and circular addressing technology commonly used in DSP field were to be implemented on the XInC, the decoder algorithm could run faster.
Zero overhead looping registers are the registers to store the looping counter. For each loop, the register value would reduce 1. When the register value reaches 0, the loop is done. The assembly language code could be, mov zolr0, 6
Loop:
Any instructions zol zolr0, Loop where zol is the zero overhead looping instruction name, zolr0 specifies the name of the zero overhead looping register, Loop specifies the looping address.
Circular addressing register is a register whose value has an upper boundary. When this boundary is reached by addition operation, the register value would reset to zero. Next, 19% of the instruction cycles are for data moving between the memory and registers. This large memory-access comes from the check node and variable node operations, which require fetching several data from the memory, calculating and storing the results back to the memory. For variable node operations, the data addresses are continuous. If double word memory access is used, 4 data values could be accessed in one instruction, and then the memory access overhead could be reduced by 75%. For check node operations, the data addresses are separated. If two-port memory read access could be used, the memory access overhead could be reduced by 50%.
Finally, some frequently used decoding operations in the decoder algorithm are saturation operations and minimum number operation. These operations are currently performed by several XInC instructions. If we could design new instructions and hardware for these operations, the decoder algorithm performance could also be increased. However, these new instructions might be application-specific and not be commonly used by other applications.
XInC emulator is designed by object oriented language. Hardware component such as zero overhead looping registers and circular addressing registers could be added to the emulator easily. Also, instructions such as saturation operations and minimum number operations could also be added. The decoder algorithm performance could be evaluated under these new modifications by the XInC emulator.
VII. PERFORMANCE RESULT
Currently, our LDPC-CC decoder algorithm requires 764 instruction cycles per decoded bit. On a 12-MHz XInC microprocessor the current decoder throughput is near 2 Kbps. Figure 8 shows the (128,3,6) LDPC-CC code performance on six decoder processors.
VIII. CONCLUSION
In this work, we implemented and evaluated the LDPC-CC encoder and decoder algorithm on the XInC MIMD microprocessor. A parallel decoder algorithm was used to maximize the decoder throughput. The algorithm was quantitative evaluated using the XInC emulator tool. We are currently implementing some new hardware resources and instructions to the XInC emulator and evaluating the decoder performance based on these modifications.
